The University of British Columbia
UBC - A Place of Mind
The University of British Columbia
Sudip Shekhar
  • Home
  • Biography
  • Research
  • Group
  • Publications
  • Teaching
    • ELEC 402 / EECE 479 – VLSI
    • ELEC 403
    • ELEC 404 EECE 571F – RFIC
    • EECE571H – High-Speed I/O
    • EECE 571U – PLL
    • EECE 571Z – Optical ICs
    • EECE VSPD – Engineering the Sound of Music
  • Openings
  • CAD Tutorials
    • CAD Access
    • ModelSim & Verilog
    • ModelSim & SystemVerilog
    • Cadence Encounter RTL Compiler
    • Cadence Virtuoso – Schematic & Simulations – Inverter (65nm)
    • Cadence Virtuoso – Schematic & Simulations – Inverter (45nm)
    • Cadence Virtuoso – Layout – Inverter (45nm)
    • Cadence SoC Encounter
    • Cppsim – High-Speed I/O Transceiver Simulation

CAD Tutorials

Accessing a Linux Machine

ModelSim & Verilog Tutorial

ModelSim & SystemVerilog Tutorial

Cadence Encounter RTL Compiler

Cadence Virtuoso Schematic & Simulation: Inverter (65nm)

Cadence Virtuoso Schematic & Simulation: Inverter (45nm)

Cadence Virtuoso Layout: Inverter (45nm)

Cadence SoC Encounter

Cppsim – High Speed I/O Simulation

Sudip Shekhar
Electrical and Computer Engineering
4017-2332 Main Mall
Vancouver, BC Canada V6T1Z4
Back to top
The University of British Columbia
  • Emergency Procedures |
  • Terms of Use |
  • Copyright |
  • Accessibility